For my Senior Design project I am working with four others on a FPGA implementation of the ITU G.729 Encoder. We are writing the encoder in verilog code and building it onto a Xilinx Virtex-5 board.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback