There's a gaping hole in analog layout design automation. Over the past few years, a number of EDA companies have tried to fill it, but largely failed due to overambitious plans or lack of appropriate ...
John Beaton, interconnect manager of Intel's Network Processing Group discusses how PCI Express design has succeeded in streamlining PC-board layout at multigigabit rates in EE Times' November 10, ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback